

EE2071 Micro electronic workshop:
Gate level systolic multiplier



Example of chip to implement our multiplier


0 Purpose

This laboratory report is our introduction to the principle of manual synthesis for a digital system. We will try to reproduce a design from Verilog Hardware Description Language (in Register Transfer Level) simulated with the Cadence Simucad Silos software to a graphical gate level using Altera Maxplus. We are going to meet this challenge by designing a systolic multiplier with two 8bits inputs and a 16bits output. This multiplier is designed for a digital signal processor and has thus to be able to load 2 input and keep 1 to multiply different values to it.

In a first time we are going to show bloc by bloc the internal components of our design and in a second time we are going to implement the gate level equivalent by reproducing the same behaviour of these components.

1 Verilog multiplier

First of all, let's see how this component is interfaced:



Details:


As said previously, A and B are on 8 bits, C is on 16 bits

The signal Im (Input mode) allows selecting if we want to load 1 or 2 inputs (A is not loaded if Im = 0).

The output C is in high impedance state when CEz = 1.

The output Halt is set when the multiplier has completely finished its calculation and is thus ready.

Internal components



Verilog codes:

The 3 next components were quite straight forward, I thus detail them too much.

```
regA.v
1  module regA(wire_A , A,loadA);
2      output [7:0] wire_A;
3      input [7:0] A;
4      input loadA;
5      reg [7:0] wire_A;
6
7      always@(negedge loadA)
8          wire_A = A;
9
10     endmodule
```

```
b_piso.v
1  module b_piso(wire_B, B,loadB,clkB);
2      output wire_B;
3      reg wire_B;
4      input [7:0] B;
5      input loadB, clkB;
6      reg [7:0] B_reg;
7
8
9      always@(negedge loadB) begin
10         B_reg = B;
11         wire_B = B_reg[0];
12     end
13
14     always@(posedge clkB) begin
15         B_reg[6:0] = B_reg[7:1];
16         wire_B = B_reg[0];
17     end
18
19     endmodule
```

```
REG_mult.v
1  module REG_mult(wire_mult, wire_A, wire_B);
2      output [7:0] wire_mult;
3      input [7:0] wire_A;
4      input wire_B;
5      reg [7:0] wire_mult;
6
7      always @ (wire_B or wire_A)
8          wire_mult = wire_B * wire_A;
9
10     endmodule
```

In the beginning, I designed a really simple RTL multiplier, but I never succeeded to make it work, I still don't know why. I thus decided to start again and I did it in the same principle than the gate level one:

=> It's composed by an adder block (a specialised full adder) where the carry out is fed back in the carry in at the next clock pulse. This is a implicit way to ripple it quickly and efficiently.

```
adder_block.v
1  module adder_block(So , mult,Si,Resetz,clkP);
2      output So;
3      input mult, Si, Resetz, clkP;
4      reg carry, So;
5
6      always@(negedge Resetz) begin
7          carry = 0;
8          So = 0;
9      end
10
11     always@(posedge clkP) if(Resetz)
12     {carry, So} = Si + mult + carry;
13
14     endmodule
```

...and a module that instantiate it 8 times:

```
summ.v
1  module summ(wire_S , mult,Resetz,clkP);
2      output wire_S;
3      input [7:0]mult;
4      input Resetz, clkP;
5      wire [6:0]S_int;
6
7      adder_block INST0(wire_S, mult[0], S_int[0], Resetz, clkP);
8      adder_block INST1(S_int[0], mult[1], S_int[1], Resetz, clkP);
9      adder_block INST2(S_int[1], mult[2], S_int[2], Resetz, clkP);
10     adder_block INST3(S_int[2], mult[3], S_int[3], Resetz, clkP);
11     adder_block INST4(S_int[3], mult[4], S_int[4], Resetz, clkP);
12     adder_block INST5(S_int[4], mult[5], S_int[5], Resetz, clkP);
13     adder_block INST6(S_int[5], mult[6], S_int[6], Resetz, clkP);
14     adder_block INST7(S_int[6], mult[7], S_int[6], Resetz, clkP);
15
16     endmodule
```

```

1  module C_SIPO(C , HaltP,wire_S,Resetz,CEz,clkP);
2      output [15:0]C;
3      output HaltP;
4      input wire_S, clkP, Resetz, CEz;
5      reg [15:0] C, regC;
6      reg HaltP;
7
8      initial begin
9          regC = 0;
10         C = 0;
11         HaltP = 0;
12     end
13
14     always@(negedge Resetz) begin
15         regC = 16'h8000;
16         HaltP = 0;
17     end
18
19     always@(posedge clkP)
20     if(Resetz) begin
21         regC = regC>>1;
22         #1 regC[15] = wire_S;
23         HaltP = regC[0];
24     end
25
26     always@(CEz or regC)
27     begin if(!CEz)
28         C = regC;
29     else
30         C = 16'hzzzz;
31     end
32
33     endmodule

```

```

1  module CNTR(loadA, loadB, cez, clkP, Halt, clkB, //outputs
2      Im, clk, CEz, Resetz, HaltP); //inputs
3
4      output loadA, loadB, cez, clkP, Halt, clkB;
5      input clk, Resetz, Im, CEz, HaltP;
6      reg Halt, halt_tmp;
7
8      assign loadA = Resetz * Im,
9             loadB = Resetz,
10             clkP = ~Halt * clk,
11             clkB = ~clk,
12             cez = CEz;
13
14     initial begin
15         Halt = 0;
16         halt_tmp = 0;
17     end
18
19
20     always@(negedge Resetz) Halt = 0;
21     always@(posedge clkP) halt_tmp = HaltP;
22     always@(negedge clkP) Halt = halt_tmp;
23
24     endmodule

```

Instantiation of all the components:

```
Systolic_multiplier.v
1  module Systolic_multiplier(C,Halt , A,B,Im,Resetz,CEz,clk);
2      input Im, clk, CEz, Resetz;
3      input [7:0] A, B;
4      output [15:0] C;
5      output Halt;
6      wire loadA, loadB, cez, clkP, clkB, HaltP, wire_B, So;
7      wire [7:0] wire_A, wire_mult;
8
9      CNTR inst1(loadA,loadB,cez,clkP, Halt,clkB, // outputs
10              Im,clk,CEz,Resetz,HaltP); // inputs
11
12      regA inst2(wire_A , A,loadA);
13
14      b_piso inst3(wire_B , B,loadB,clkB);
15
16      REG_mult inst4(wire_mult , wire_A,wire_B);
17
18      summ inst5(So , wire_mult,Resetz,clkP);
19
20      C_SIPO inst6(C,HaltP , So,Resetz,cez,clkP);
endmodule
```


testfile: (this test file is simplified to be able monitoring the output in the result text file, see next page)

```
Systolic_multiplier_test.v
1  module Systolic_multiplier_test;
2      reg [7:0] A, B;
3      reg Im,Resetz,CEz,clk;
4
5      wire [15:0] C;
6      wire Halt;
7
8      Systolic_multiplier inst(C, Halt, A, B, Im, Resetz, CEz, clk);
9
10     initial begin
11         $monitor($time, " clk = %b, C = %b, Halt = %b", clk, C, Halt);
12
13         clk = 0;
14         Im = 1;
15         CEz = 0;
16         Resetz = 1;
17
18         A = -127;
19         B = -127; // result expected : 3F01
20         #1 Resetz = 0;
21         #1 Resetz = 1;
22         wait(Halt);
23
24         Im = 0;
25         B = 127; // result expected : C0FF
26         #1 Resetz = 0;
27         #1 Resetz = 1;
28         wait(Halt);
29
30         Im = 1;
31         A = 127;
32         B = -127; // result expected : C0FF
33         #1 Resetz = 0;
34         #1 Resetz = 1;
35         wait(Halt);
36
37         Im = 0;
38         B = 127; // result expected : 3F01
39         #1 Resetz = 0;
40         #1 Resetz = 1;
41         wait(Halt);
42
43         #30 $finish;
44     end
45
46     always #5 clk = ~clk;
47
endmodule
```



...But as the multiplier is supposed to disable its output when the result is not ready, I changed a little the test file to do it (by setting CEz at 1 when the device is busy, which place C in a high impedance state).

```
Systolic_multiplier_test.v
1  module Systolic_multiplier_test;
2      reg [7:0] A, B;
3      reg Im, Resetz, CEz, clk;
4
5      wire [15:0] C;
6      wire Halt;
7
8      Systolic_multiplier inst(C, Halt, A, B, Im, Resetz, CEz, clk);
9
10     initial begin
11         $monitor($time, " clk = %b, C = %b, Halt = %b", clk, C, Halt);
12
13         clk = 0;
14         Im = 1;
15         CEz = 1;
16         Resetz = 1;
17
18         A = -127;
19         B = -127;          // result expected : 3F01
20         #1 Resetz = 0;
21         #1 Resetz = 1;
22         @(Halt) CEz = 0;
23         #9 CEz = 1;
24
25         Im = 0;
26         B = 127;          // result expected : C0FF
27         #1 Resetz = 0;
28         #1 Resetz = 1;
29         @(Halt) CEz = 0;
30         #9 CEz = 1;
31
32         Im = 1;
33         A = 127;
34         B = -127;        // result expected : C0FF
35         #1 Resetz = 0;
36         #1 Resetz = 1;
37         @(Halt) CEz = 0;
38         #9 CEz = 1;
39
40         Im = 0;
41         B = 127;          // result expected : 3F01
42         #1 Resetz = 0;
43         #1 Resetz = 1;
44         //wait(Halt);
45         @(Halt) CEz = 0;
46         #9 $finish;
47     end
48
49     always #5 clk = ~clk;
50
51 endmodule
```



Chronogram result for 1st multiplication: $-127 \times -127 = 16129 (= 0x81 \times 0x81 = 0x3F01)$




Chronogram result for 2nd multiplication: $-127 \times 127 = -16129 (= 0x81 \times 0x7F = 0xC0FF)$



Chronogram result for 3rd multiplication: $127 \times -127 = -16129 (= 0x7F \times 0x81 = 0xC0FF)$




Chronogram result for 4th multiplication: $127 \times 127 = 16129 (= 0x7F \times 0x7F = 0x3F01)$




2 Gate level multiplier

Now we have seen that the Verilog design is efficient. We are thus going to stick to its principle but all the virtual time management of Silos becomes sometime a little more complex in gate level considering that all the gate delays are not zero and all the behavioural description are not always easy to translate (synthesize).

"RegA" block diagram:




"RegA" test chronogram:




The result expected is obtained: at the clock edge we get the input in output.

"RegA" time analysis:




We keep these results for later, to see the speed limit of our final component.

"b_piso" block diagram: (parallel in serial out)




"b_piso" test chronogram:



Note: as we can see, I've added 2 extra outputs to be able to monitoring the DFF values and the internal clock (clk_int). The sign Bit is correctly propagated and the output of the module is the LSB as wanted.


The internal clock was not a piece of cake to create, it seems to be simple but it's a RS flip flop connected with another logical bloc that allows to disable the clock when it's loading.

"b_piso" time analysis: for some reason the analyser doesn't want to simulate this component:




...but nothing can stop me!

=> I zoomed (a lot) on all transitions of the "b_piso" test chronogram and I found the longest time delay:




It thus seems that the longest time delay is 13.6ns

"REG_mult" block diagram:




"REG mult" test chronogram:




Note: This component, completely combinatorial, is definitely the simplest of the multiplier, but the paradox is that it's the only one to perform a real multiplication!

"REG mult" time analysis




As explained in the Verilog design, to make the sum, I used a full adder and I've duplicated it with synchronised feed back of the carry (by a DFF).



"fa" (Full Adder) block diagram:




"fa" (Full Adder) time analysis:




I've had the idea to use a Carry-Look-Ahead adder before I've chosen this design (to go quicker). In my 1st shot have not thought that the carry can be "sequentially rippled" then doesn't take that much time! ...however, the CLA adder was really complex and didn't allow saving a lot of time, it's just interesting from more than 16bits additions. But I've implemented (in a long night) then I show it, for the souvenir:



Here is a part of the CLA adder design (just for 4 bits) but the tree is just doubled.




"C SIPO" block diagram: (serial in parallel out)



This component allows implementing the high impedance state by using the tristate gate, it also allows resetting with the MSB at 1 (it's the marker that will count the 16 clock edges to raise the halt signal when the multiplication is finished) and finally it contains the halt memory cell.



"C SIPO" test chronogram:

Just to show ho it works I've set the signal CEz at 1 to place the output in high impedance state...




...and we can see the halt signal raised at the 16th clock edges.


" C SIPO " time analysis:




"CNTR" block diagram: (control unit)





"CNTR" time analysis:



"Systolic multiplier" block diagram: (instantiation of all the components)





"Systolic multiplier" time analysis:



This analysis seems to give a maximum time of 12.5ns in hot conditions but I found 13.6ns in the component b_piso. The maximum speed is thus around $1/13.6\text{ns} \approx 73\text{MHz}$ (but this value is just an estimation)

"Systolic multiplier" chronogram: I used simple values to show the result, for the positive multiplication I display in decimal and for the negative one, I used the hexadecimal display.



Note: in this report file (*.rpt) we can see, among other things, the element used in the FPGA chip

Logic Array Block	Logic Cells	I/O Pins	Shareable Expanders	External Interconnect
A: LC1 - LC16	4/16(25%)	12/12(100%)	1/16(6%)	6/36(16%)
B: LC17 - LC32	16/16(100%)	8/12(66%)	3/16(18%)	28/36(77%)
C: LC33 - LC48	16/16(100%)	4/12(33%)	12/16(75%)	26/36(72%)
D: LC49 - LC64	16/16(100%)	11/12(91%)	4/16(25%)	20/36(55%)
Total dedicated input pins used:			2/4	(50%)
Total I/O pins used:			35/48	(72%)
Total logic cells used:			52/64	(81%)
Total shareable expanders used:			4/64	(6%)
Total Turbo logic cells used:			52/64	(81%)
Total shareable expanders not available (n/a):			16/64	(25%)
Average fan-in:			5.11	
Total fan-in:			266	
Total input pins required:			20	
Total output pins required:			17	
Total bidirectional pins required:			0	
Total logic cells required:			52	
Total flipflops required:			56	
Total product terms required:			180	
Total logic cells lending parallel expanders:			0	
Total shareable expanders in database:			3	

...and we can see the chip selected by Maxplus: (the speed limit depends also on the FPGA selected):

```
** DEVICE SUMMARY **
```

Chip/ POF	Device	Input Pins	Output Pins	Bidir Pins	LCs	Shareable Expanders	% Utilized
multiplier	EPM7064LC68-7	20	17	0	52	4	81 %
User Pins:		20	17	0			

BONUS : As I still have a few "seconds" before I return this assignment, I've done a simulation of the Verilog code (sometimes modified) in Maxplus.

```
regA.v - Text Editor
module regA(wire_A , A,loadA);
    output [7:0] wire_A;
    input [7:0] A;
    input loadA;
    reg [7:0] wire_A;

    always@(negedge loadA)
        wire_A = A;

endmodule
Line 1 Col 1 INS
```

```
b_piso.v - Text Editor
module b_piso(wire_B, B,loadB,clkB);
    output wire_B;
    reg wire_B;
    input [7:0] B;
    input loadB, clkB;
    reg [7:0] B_reg;

    always@(posedge clkB)
    if(~loadB) begin
        B_reg = B;
        wire_B = B_reg[0];
    end
    else begin
        B_reg[6:0] = B_reg[7:1];
        wire_B = B_reg[0];
    end

endmodule
Line 1 Col 1 INS
```



```
reg_mult.v - Text Editor
module REG_mult(wire_mult, wire_A, wire_B);
    output [7:0] wire_mult;
    input [7:0] wire_A;
    input wire_B;
    reg [7:0] wire_mult;

    always @ (wire_B or wire_A)
        wire_mult = wire_B * wire_A;

endmodule
Line 1 Col 1 INS
```

```
adder_block.v - Text Editor
module adder_block(So , mult,Si,Resetz,clkP);
    output So;
    input mult, Si, Resetz, clkP;
    reg carry, So;

    always@(posedge clkP)
        if(~Resetz) begin
            carry = 0;
            So = 0;
        end
        else if(Resetz)
            {carry, So} = Si + mult + carry;
endmodule
Line 1 Col 1 INS
```

```
summ.v - Text Editor
module summ(wire_S , mult,Resetz,clkP);
    output wire_S;
    input [7:0]mult;
    input Resetz, clkP;
    wire [6:0]S_int;

    adder_block INST0(wire_S, mult[0], S_int[0], Resetz, clkP)
    adder_block INST1(S_int[0], mult[1], S_int[1], Resetz, clkP)
    adder_block INST2(S_int[1], mult[2], S_int[2], Resetz, clkP)
    adder_block INST3(S_int[2], mult[3], S_int[3], Resetz, clkP)
    adder_block INST4(S_int[3], mult[4], S_int[4], Resetz, clkP)
    adder_block INST5(S_int[4], mult[5], S_int[5], Resetz, clkP)
    adder_block INST6(S_int[5], mult[6], S_int[6], Resetz, clkP)
    adder_block INST7(S_int[6], mult[7], S_int[6], Resetz, clkP)

endmodule
Line 1 Col 1 INS
```

```
c_sipo.v - Text Editor
module C_SIPO(C , HaltP,wire_S,Resetz,CEz,clkP);
    output [15:0]C;
    output HaltP;
    input wire_S, clkP, Resetz, CEz;
    reg [15:0] C, regC;
    reg HaltP;

    always@(posedge clkP)
    if (~Resetz) begin
        regC = 16'h8000;
        HaltP = 0;
    end
    else begin
        regC = regC>>1;
        #1 regC[15] = wire_S;
        HaltP = regC[0];
    end

    always@(CEz or regC) begin
    if(!CEz)
        C = regC;
    else
        C = 16'hzzzz;
    end
endmodule
Line 1 Col 1 INS
```

```
cntr.v - Text Editor
module CNTR(loadA, loadB, clkP, Halt, clkB, //outputs
           Im, clk, Resetz, HaltP); //inputs
// no more cez !!!
    output loadA, loadB, clkP, Halt, clkB;
    input clk, Resetz, Im, HaltP;
    reg Halt, halt_tmp;

    assign loadA = Resetz & Im,
           loadB = Resetz,
           clkP = ~Halt & clk,
           clkB = ~clk;

    always@(posedge clkP) begin
    if (~Resetz) halt_tmp = 0;
    else halt_tmp = HaltP;
    end

    always@(negedge clkP) begin
    if (~Resetz) Halt = 0;
    else Halt = halt_tmp;
    end
endmodule
Line 1 Col 1 INS
```



```

** DEVICE SUMMARY **

Chip/      Input  Output  Bidir  Shareable
POF        Device  Pins    Pins    Pins    LCs    Expanders  % Utilized

systolic_multiplier
EPM7096LC68-7      20      17      0      83      11      86 %

User Pins:      20      17      0

```

AS WE CAN SEE THE AUTOMATIC SYNTHESIS FROM VERILOG FILES TAKES MORE PLACE (86% OF THE SAME COMPONENT INSTRAD OF 81)

I'm really happy to have found the time to compare the Verilog synthesis by Maxplus and the gate level synthesis also by Maxplus. This is a good finalisation of the comparison of automatic and manual synthesis. I already knew that the occupation ratio is better in gate level, but now I've seen it for real.

It would have been interesting to test the synthesis size of the behavioural component but time is finished now.

3 Conclusion

This report was a really good approach to the manual synthesis and the gate level fight. The big deal stays in the delay problems, the requirement analysis and the full testing, but we have a good overview of these.

This assignment made me discover a lot of tricks with Maxplus simulator, Silos simulator and also Verilog HDL (definitively confusing considering that I've seen VHSIC HDL last year). However, I have discovered a good overview of these complex uses, but I'm obviously still very far of the full potentials.

My programs are definitively not the only means to reach the aim and obviously, improvements exist but anyway, I'm really proud to have discovered a new design technique and a new HDL, I know it also exists SystemC, A_{ltera}HDL, and more than ten or so but I still have the time...

4 References:

BOOKS: *Fundamentals of DIGITAL LOGIC with Verilog design (Brown Vanesic - Mc Graw Hill)*
DIGITAL FUNDAMENTALS 8th ed. (Thomas FLOYD - Pearson Education International)
The Verilog Hardware Description Language 5th ed. (Thomas & Moorby's - Kluwer Academic)

WEBSITES: <http://en.wikipedia.org>
<http://www.wordreference.com/fren>
<http://www.cours.polymtl.ca/ele2300/acetates.htm>
<http://ieeexplore.ieee.org>
<http://tams-www.informatik.uni-hamburg.de>